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Abstnrrr--Digital devices and discontinuities are typically
a n a m by inserting their equivalent circuits into SPlCEtype
simulators. The partial element equivalent circuit method has
been proven to be very usefnl for electromagnetic modeling. It
can be used in both the time and the frequency domain. In this
paper. the PEEC technique is employed as an efficient full-wave
modeling tool to derive SPICE-type equivalent circuits of signal
via transition structures. A nodal analysis technique is ntiliid in
conjunction with the optimization algorithm to extract the
equivalent circui& whose component values are the parameters
optimized The good agreement between different approaches
demonstrates that the proposed approach can he a powerful tool
for deriving the equivalent circuits of signal via transitions.

The partial element equivalent circuit (PEEC) [2][3]
technique bas been applied successfully to model the electrical
properties of interconnects. In the PEEC approach, the
continuous conductor is subdivided into distributed pieces and
then assumes that the current is uniform in each piece. The
inductive and capacitive circuit elements and the DC resistance
of each piece are computed based on a quasi-static solution of
Maxwell's equations. Thus, a circuit is formed with these
elements. Finally, the yielded equivalent circuits can be
combined with other circuit models (transistors) into an input
circuit for a SPICE-type circuit simulator.

A new, general non-orthogonal PEEC model approach was
introduced in 141 recently. The formulation uses quadrilateral
and hexahedral shapes to represent the different conductors and
dielectric regions. The approach retains the flexibility of the
orthogonal PEEC approach, and works equally well in the time
and frequency domains as well. Moreover, based on the nonorthogonal mesh, the approach can be used to model
interconnects in greater detail. In this paper, an improved
PEEC approach with the calculations of the coefficients of
potential and the partial inductances is employed as an fullwave modeling tool to calculate the Z-parameters of a via
transition structure, which is fiom a microstrip to a coplanar
waveguide. Then, a SPICE-type equivalent circuit of via
transition structures is derived from the calculated Zparameters using the nodal analysis technique in conjunction
with an optimization algorithm. Numerical results demonstrate
that the proposed approach yields good results for the case
studied.

Keywords- PEEC, signal integrig, circuit extraerion

I.

INTRODUCTION

Signal line routing in multi-layer printed circuit designs is a
primary concern in meeting signal integrity (SI) and
electromagnetic interference @MI) requirements [l]. Due to
the increasing board design density, signal lines often have to
be routed on different planes of a printed circuit board (PCB)
using via interconnects. As the clock hquency and board size
continue to increase, inductance effects associated with via
interconnects have become significant. Since via interconnects
limit system performance in high-speed very large integrated
circuit design, modeling via interconnects is receiving more
attention.

In modeling approaches, microwave devices and
discontinuities are typically analyzed by inserting their
equivalent circuits into SPICE-type simulators. Many modeling
methods have been employed in the development of tools and
techniques to extract the equivalent circuits of via
interconnects. However, the challengers are not only the
complexity of the 3-D structures, but also the accuracy in an
increasing lkquency range. The models must also he able to
handle the equivalent circuit of such complexities as tequency
dependent inductances and resistances in the time-domain as
well. This is the motivation for developing a fast and accurate
modeling technique for extracting the equivalent circuit for
complex 3-D structures.
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In this paper, a brief description of the PEEC method is
presented in Section II. The PEEC method is extended to nonorthogonal cases, and the extractions of partial elements are
discussed. Section IU describes the nodal analysis technique
that is applied in conjunction with an optimization algorithm to
extract the equivalent circuits of interconnects. In Section lV,
the PEEC method is employed as a full-wave modeling tool to
calculate the 2-parameters of the via transition structure from a
microstrip to a coplanar waveguide. Then, a nodal analysis
technique in conjunction with the optimization algorithm is
used to derive a SPICE-type equivalent circuit of the via
transition structures. The results demonstrate that the PEEC
method can be a powerful tool for deriving the equivalent
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circuits of via interconnects, which can be inserted into SPICE
for the purpose of circuit simulation.

where

< is the global coordinate, and i;

is the local

coordinate, the magnitude of the tangential vector h, =
U. THE PEEC METHOD
Since the PEEC method was developed in 1974 [2], the
PEEC circuit formulations have been used widely and
successfully for modeling interconnect structures. The PEEC
method builds up models of complex interconnect structures
ftom simple rectangular bricks. The DC resistance, partial
inductance, and partial capacitance are calculated for each
rectangular brick. The partial elements are then assembled into
a complete circuit and solved with a circuit simulator.
Accuracy improves with finer subdivision of the original
geometry.

The PEEC method is based on the circuit interpretation of
the Electric Field Integral Equation @FE) 111 wave
formulation. The EFIE is interpreted in terms of the capacitive
and inductive interactions between the elemental currents and
charges in the discretized structure. The unknowns in the
circuit interpretation are the current densities withim the
conductors, and the charges on the surfaces or the potentials
(voltages). To compute the partial inductance and the
coefficients of potential between brick-type elements,
analytical expressions are available for the double volume
integral and double surface integral,

well as the unit vector ;=

local coordinates a , b ,or c

[Z)
.

- l h o , where a can be the

Unfortunately, complete analytical expressions do not
exist for such arbitrarily shaped six-sided volumes, and the
partial element htegml must he computed numerically.
Referring to (3) and (4). higher dimensional integrals and
higher order quadrature are required to calculate the PEEC
coupling terms of arbitrarily shaped elements. Clearly, this
approach becomes computationally inbctable when the
number of elements exceeds several hundred, and this limits
the size of the problem that can be analyzed. Based on a
derivation for the potential due to a distribution of sources on a
flat quadrilateral panel and a distance adaptive algorithm, an
improved PEEC approach has been developed to rapidly
extract the partial element parameters of generally shaped sixsided PEEC elements [7J.It can be used to calculate the Z
parameters of discontinuities effectively.

m.

NODAL ANALYSIS U4 CONJUNCTION WITH l”€
0F”MIZAllON ALGOIUTHM

A nodal analysis technique is employed to derive the
SPICEtype equivalent circuit of microwave discontinuities
fiom their Z-parameters. The nodal equations of an N-node
circuit can be expressed in the following form,

{VI, I = [ZI, { I ) , x I
(5)
where {V } and {I} are voltage and current vectors at the N
nodes for an equivalent circuit, and ( 2 ) is the impedance
matrix. If considered as a two-port network, only two ports
contatin the accessible nodes. Equation (5) can be manipdated
into the convenient fonn
)I

where a, is the cross section of the cell, f, is the unit vector in
the direction of current flow for the cell, and
G(F, F)’ =-

I

17-7’1

is the static k e n ’ s function in free space.

Most of the early work in PEEC modeling was restricted to
a rectangular mesh. However, for many realistic problems such
as via interconnects, the elements are not necessarily parallel
and can not easily he descrebd into brick-shaped elements. A
non-orthogonal mesh is required to model these problems. For
this reason the PEEC formulations were extended to the case of
non-orthogonal elements in [SI [6]. A local non-orthogonal
mrdinate system (a,b,c) was intduced into the PEEC
approach Based on the new local non-orthogonal c o o d i e ,
the partial inductance and the normalized coefficients of
potential are calculated as

4,.
=E
l111.I,I,(;.
;1’)h.G[< (5). F~.(i~)]da’dfi’dc’h,dad~dc,
4z
Pn,. =

1

111,1,G[< (t),<.(i$)laWdb’dadb,
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(3 )
(4)
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The S-parameter matrix of the circuit can then be calculated
from

(7)
where S is the S-parameter matrix of the circuit, and I is the
identity matrix.
A lumped circuit model can be constructed for an arbitrary
interconnect geometry h m basic physics associated with the
geometry. Based on this lumped circuit model, the Zparameters can be calculated. Then an optimiition procedure
is employed to derive the component values. The optimization
procedure considers each of the component values of the circuit
as a parameter to be optimized. The objective function J for
the optimization procedure is chosen to be

where

and three hexahedral volumetric meshes for the inductive cells
were constructed. Thus, a complete circuit of the via transition
structure was assembled to calculate the 2-parameters. Since
both the inductance and capacitance matrices for the PEEC
method usually are dense matrices, this leads to a prohibitively
large simulation time and memory requirements. The
frequency analysis for the example took approximately two
hours, and the memory requirement was approximately 1.2
GigaBytes. Meanwhile, an equivalent circuit of the via
transition structure was developed, as shown in Figure 2. The
nodal analysis in conjunction with the optimization algorithm
was employed to extract the component values of the
equivalent circuit. The extracted component values are shown
in Figure 2 as well. HSPICE was employed to simulate the
ffequency response of the equivalent circuit exbacted. The
PEEC and SPICE simulated results of a frequency domain
analysis for the example are plotted in Figure 3. To verify the
PEEC and SPICE simulated results, the same structure was
simulated using FLOEMC and FDTD. Both FLOEMC and
FDTD used a rectangular mesh in the calculations. Both of the
simulated results are plotted in Figure 3 as well. The
discrepancy between different approaches for the IS211 is
within 0.0sdB.The good agreement demonstrates the utility of
the proposed approach.

N, is the total number of frequencies of interest, Zq is

the specified 2-parameters of the equivalent circuit, and Zf' is
the Zparameters calculated from the equivalent circuit selected
by the optimization procedure. For a given set of specified 2parameters, the optimization algorithm strives to minimize the
objective function J by selecting the component values of the
equivalent circuit. The optimization procedure begins with an
initial set of component values. The optimiization procedure
then iteratively generates a new set of component values,
derived lium the previous ones, through the application of the
objective function. In the process of applyiing the optimization
procedure based on (S), the &parameters 27 need to be
calculated at each iteration step using the nodal analysis
technique.

N. SIMULAnON OF A VIA m R C 0 N N E C T
To test the approach, a via transition structure was studied.
The structure is a two-layer board with a via transition fiom a
microstrip to a coplanar waveguide, as shown in Figure I(a).
The top layer of the PCB is a microstrip trace, and the bollom
layer is a coplanar waveguide structure. The two structures are
connected through a via The dielectric layer is 14 mils thick,
with a dielectric constant of 5.2 and loss tangent of 0.01. The
width of the 50 S2 microstrip is 20 mils, and the width of the 50
S2 coplanar waveguide is 22.5 mils. The via diameter is 13
mils. Figure 10)shows a non-orthogonal volumetric mesh for
the connected cells used in the PEEC method. The connected
cells for the example were approximately 1800. Based on this
mesh, the quadrilateral surface mesh for the capacitive cells
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Figure 1. Via mrition structure.(a) geometry, and, (b) volumetric mesh.
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non-orthogonal PEEC method extends the applicability of the
PEEC method for analysis of 3D complex structures, t is
employed as an efficient full-wave modeling tool to model via
interconnects. The advantage of the PEEC method is that the
PEEC method extracts an equivalent circuit. The equivalent
circuit model can then be implemented in SPICE, and IC
device models and PCB trace models incorporated into the
overall modeling for signal integrity. This approach is easily
implemented, hut the size of the equivalent circuit models
might be very big due to the h e mesh. A simpli6ed SPICEtype equivalent circuit is quired for signal integrity analysis.
Herein, using a nodal analysis technique in conjunction with an
optimization algorithm SPICE-type equivalent circuits of via
interconnects can be exhcted from the PEEC simulated
results. The modeled results agree well with the SPICE
simulated results.

1.1 nH

Figurc 2. The equivalent circuit of the via rmariIion.
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CONCLUSION

In this paper, an efficient technique is presented for
systematically extracting SPICE-type equivalent circuits of via
interconnect structures from computed &parameters. Since the
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